← Back to history

Pipeline run

a00ae87c-67b0-4d68-8259-da194da35f7c

Pipeline LLM cost (USD)
API 1: $0.0042 API 2: $0.0006 API 3: $0.0000 Total: $0.0049

Client output enrichment

v2 Skill cluster · Nature of work · AI index · Tech stack maturity · Evidence · KRA description
Nature of work · Physical Design
Own chip block physical design flow work: run synthesis, place-and-route and timing closure, debug block timing/congestion issues, and implement timing/logic ECOs with RTL and global timing teams.
"maintaining, enhancing, and supporting Marvell's Place and Route Flow"
Tech stack maturity
Mainstream Modern
FPGA/ASIC engineering with Perl and Python is a specialized hardware workflow that commonly uses modern scripting and automation, but does not by itself imply cloud-native or bleeding-edge AI infrastructure.
AI index (0 = no AI use, 5 = totally AI-dependent · v2.1)
0.20 / 5
· Title match
Has AI skill
· AI skill (primary)
· AI skill (secondary)
· On AI team
· Builds AI products
vocab breakdown (legacy)
Assistants (×1):
Frameworks (×2):
Models / concepts (×3): AI
Evidence — skills matched in JD (20)
Physical Design Place and Route Synthesis Timing Analysis Timing Closure ECO RTL Perl Tcl Python Digital Logic Cadence Innovus Synopsys FC Power Signoff PV Closure Verilog VHDL GDS Computer Architecture 2nm
Skill cluster (2 dimension groups, role-scoped)
Python Programming
Python
Cross-cutting / unaligned
Physical Design Place and Route Synthesis Timing Analysis Timing Closure ECO RTL Perl Tcl Digital Logic Cadence Innovus Synopsys FC Power Signoff PV Closure Verilog VHDL GDS Computer Architecture 2nm
Show KRA description ↓
• In this role based in Bangalore, you will work with a global team on both the physical design of complex chips as well as the methodology to enable an efficient and robust design process. • You will be responsible for maintaining, enhancing, and supporting Marvell's Place and Route Flow, leveraging industry-standard EDA tools. • Your tasks will include performing synthesis, place and route, as well as timing analysis and closure on multiple intermediate and complex logic blocks. • You will play a crucial role in developing and implementing timing and logic ECOs, collaborating closely with the RTL design team to drive modifications that address congestion and timing issues. • Additionally, your involvement with the global timing team will include debugging and resolving any block-level timing issues encountered at the partition level. • This position provides an exciting platform to engage with diverse engineering challenges within a collaborative and innovative environment at Marvell. • Bachelor’s Degree in Electronics/Electrical Engineering or related fields and have 5-8 years of related professional experience OR a Master’s degree and/or PhD in Electronics/Electrical Engineering or related fields with 4-7 Years of related professional experience. • In your coursework, you must have completed a digital logic course and projects that involved circuit design, testing, and timing analysis. • Good understanding of standard Synthesis to GDS flows and methodology. • Good scripting skills in languages such as Perl, tcl, and Python. • Good understanding of digital logic and computer architecture. • Hands-on experience in advanced technology nodes upto 2nm. • Strong hands-on experience in blocks/subsystem P&R implementation using Cadence Innovus and Synopsys FC. • Good experience in block level signoff power, timing, PV closure & debugging skills. • Knowledge of Verilog/VHDL. • Good communication skills and self-discipline contributing in a team environment.

Signals

Skill data-engineer
0.06
Alias fpga-asic-engineer
1.00
KRA engineering-manager
0.41

Post-classification

Centroidupdated · n=7
Alias collision log
New-role queue
New skills captured18
New KRA capturedyes

Captured for admin review

Physical Design primary FPGA / ASIC Engineer pending
Place and Route primary FPGA / ASIC Engineer pending
Synthesis primary FPGA / ASIC Engineer pending
Timing Analysis primary FPGA / ASIC Engineer pending
Timing Closure primary FPGA / ASIC Engineer pending
ECO primary FPGA / ASIC Engineer pending
RTL primary FPGA / ASIC Engineer pending
Tcl primary FPGA / ASIC Engineer pending
Digital Logic primary FPGA / ASIC Engineer pending
Computer Architecture FPGA / ASIC Engineer pending
Cadence Innovus primary FPGA / ASIC Engineer pending
Synopsys FC primary FPGA / ASIC Engineer pending
Power Signoff primary FPGA / ASIC Engineer pending
PV Closure primary FPGA / ASIC Engineer pending
Verilog primary FPGA / ASIC Engineer pending
VHDL primary FPGA / ASIC Engineer pending
GDS primary FPGA / ASIC Engineer pending
2nm FPGA / ASIC Engineer pending
R&R fragment (sim 0.00) FPGA / ASIC Engineer pending

• In this role based in Bangalore, you will work with a global team on both the physical design of complex chips as well as the methodology to enable an efficient and robust design process. • You will…

Status: completed Created: 2026-05-27T17:38:33.570419Z Updated: 2026-05-27T17:40:05.050226Z API 3 duration: 5952 ms
Flow Current 3-step pipeline

1 POST /skills/extract-from-jd

2 POST /skills/extract-details

3 POST /skills/final-role-output

Role Chosen role & resolution

FPGA / ASIC Engineer

CASE A

slug: fpga-asic-engineer · id: 216 · source: db

Exact alias hit on fpga-asic-engineer (1.0) — no other alias at this confidence; skill_top data-engineer 0.06 does not contradict

Resolution: in_db — role exists in library; skill↔dim and role↔dim links saved when applicable.

0
New skills
0
Skill↔dim saved
0
Role↔dim saved
0
Skipped

Job description

About Marvell

Marvell’s semiconductor solutions are the essential building blocks of the data infrastructure that connects our world. Across enterprise, cloud and AI, automotive, and carrier architectures, our innovative technology is enabling new possibilities.

At Marvell, you can affect the arc of individual lives, lift the trajectory of entire industries, and fuel the transformative potential of tomorrow. For those looking to make their mark on purposeful and enduring innovation, above and beyond fleeting trends, Marvell is a place to thrive, learn, and lead.

Your Team, Your Impact

Built on decades of expertise and execution, Marvell’s custom Processor/ASIC solution offers a differentiated approach with a best-in-class portfolio of data infrastructure intellectual property (IP) and a wide array of flexible business models. In this unique role, you’ll have the opportunity to work on both the physical design and methodology for future designs of our next-generation, high-performance processor chips in a leading-edge CMOS process technology, targeted at server, 5G/6G, automotive, and networking applications.

What You Can Expect

• In this role based in Bangalore, you will work with a global team on both the physical design of complex chips as well as the methodology to enable an efficient and robust design process. 
• You will be responsible for maintaining, enhancing, and supporting Marvell's Place and Route Flow, leveraging industry-standard EDA tools. 
• Your tasks will include performing synthesis, place and route, as well as timing analysis and closure on multiple intermediate and complex logic blocks. 
• You will play a crucial role in developing and implementing timing and logic ECOs, collaborating closely with the RTL design team to drive modifications that address congestion and timing issues.
• Additionally, your involvement with the global timing team will include debugging and resolving any block-level timing issues encountered at the partition level. 
• This position provides an exciting platform to engage with diverse engineering challenges within a collaborative and innovative environment at Marvell.


What We're Looking For

• Bachelor’s Degree in Electronics/Electrical Engineering or related fields and have 5-8 years of related professional experience OR a Master’s degree and/or PhD in Electronics/Electrical Engineering or related fields with 4-7 Years of related professional experience.
• In your coursework, you must have completed a digital logic course and projects that involved circuit design, testing, and timing analysis.
• Good understanding of standard Synthesis to GDS flows and methodology.
• Good scripting skills in languages such as Perl, tcl, and Python.
• Good understanding of digital logic and computer architecture.
• Hands-on experience in advanced technology nodes upto 2nm.
• Strong hands-on experience in blocks/subsystem P&R implementation using Cadence Innovus and Synopsys FC.
• Good experience in block level signoff power, timing, PV closure & debugging skills.
• Knowledge of Verilog/VHDL.
• Good communication skills and self-discipline contributing in a team environment.


Additional Compensation And Benefit Elements

With competitive compensation and great benefits, you will enjoy our workstyle within an environment of shared collaboration, transparency, and inclusivity. We’re dedicated to giving our people the tools and resources they need to succeed in doing work that matters, and to grow and develop with us. For additional information on what it’s like to work at Marvell, visit our Careers page.

All qualified applicants will receive consideration for employment without regard to race, color, religion, sex, national origin, sexual orientation, gender identity, disability or protected veteran status.

Skills from this JD

Each row merges API 1 extraction, API 2 library match / v3 orchestration (dimensions + locked dims), and API 3 persistence tags.

Physical Design Primary New / orchestrated API 3: new canonical path (new) New / unmatched skill (orchestrated in API 2)

Skill enrichment (orchestrator / LLM)

No Stage 7 enrichment blob on this skill (orchestrator skipped enrichment).

Derived legacy fields
Category
Digital Design
Sub-category
general
Skill nature
PRACTICE
Volatility
MEDIUM
Typical lifespan
MULTI_YEAR
Version strategy
UNVERSIONED
Place and Route Primary New / orchestrated API 3: new canonical path (new) New / unmatched skill (orchestrated in API 2)

Skill enrichment (orchestrator / LLM)

No Stage 7 enrichment blob on this skill (orchestrator skipped enrichment).

Derived legacy fields
Category
Digital Design
Sub-category
general
Skill nature
PRACTICE
Volatility
MEDIUM
Typical lifespan
MULTI_YEAR
Version strategy
UNVERSIONED
Synthesis Primary New / orchestrated API 3: new canonical path (new) New / unmatched skill (orchestrated in API 2)

Skill enrichment (orchestrator / LLM)

No Stage 7 enrichment blob on this skill (orchestrator skipped enrichment).

Derived legacy fields
Category
Digital Design
Sub-category
general
Skill nature
PRACTICE
Volatility
MEDIUM
Typical lifespan
MULTI_YEAR
Version strategy
UNVERSIONED
Timing Analysis Primary New / orchestrated API 3: new canonical path (new) New / unmatched skill (orchestrated in API 2)

Skill enrichment (orchestrator / LLM)

No Stage 7 enrichment blob on this skill (orchestrator skipped enrichment).

Derived legacy fields
Category
Digital Design
Sub-category
general
Skill nature
PRACTICE
Volatility
MEDIUM
Typical lifespan
MULTI_YEAR
Version strategy
UNVERSIONED
Timing Closure Primary New / orchestrated API 3: new canonical path (new) New / unmatched skill (orchestrated in API 2)

Skill enrichment (orchestrator / LLM)

No Stage 7 enrichment blob on this skill (orchestrator skipped enrichment).

Derived legacy fields
Category
Digital Design
Sub-category
general
Skill nature
PRACTICE
Volatility
MEDIUM
Typical lifespan
MULTI_YEAR
Version strategy
UNVERSIONED
ECO Primary New / orchestrated API 3: new canonical path (new) New / unmatched skill (orchestrated in API 2)

Skill enrichment (orchestrator / LLM)

No Stage 7 enrichment blob on this skill (orchestrator skipped enrichment).

Derived legacy fields
Category
Digital Design
Sub-category
general
Skill nature
PRACTICE
Volatility
MEDIUM
Typical lifespan
MULTI_YEAR
Version strategy
UNVERSIONED
RTL Primary New / orchestrated API 3: new canonical path (new) New / unmatched skill (orchestrated in API 2)

Skill enrichment (orchestrator / LLM)

No Stage 7 enrichment blob on this skill (orchestrator skipped enrichment).

Derived legacy fields
Category
Digital Design
Sub-category
general
Skill nature
CONCEPT
Volatility
STABLE
Typical lifespan
EVERGREEN
Version strategy
UNVERSIONED
Perl Primary Library skill API 3: existing canonical (in_db) Existing skill (matched library)
Canonical: Perl id=1001 · perl

Aliases — catalog

  • Perl (CANONICAL)

Context tags (catalog)

BioPerl CPAN Catalyst DBI Dancer Mojolicious Moose Object-Oriented Perl6 Perlbrew Plack Regex Template Toolkit Test::More Tidy

Stored enrichment (catalog DB)

Category
Language
Sub-category
Scripting Language
Vendor
Perl Foundation
License
unknown
Year introduced
1987
Confidence
0.99
Version strategy
NOT_APPLICABLE

Maturity reasoning: Perl still appears in some legacy-maintenance JDs, but far fewer than Python/JavaScript; GitHub activity and new-project adoption are much lower, with many orgs having migrated to Python or Ruby.

Skill profile (library / DB)

Skill nature
LANGUAGE
Volatility
STABLE
Typical lifespan
EVERGREEN
Category id
6
Sub-category id
38
Extractable
True
Also category
False

Dimensions (API 2 worklist)

  • React Frontend Development Catalog dimension db id 96

    Library dimension (catalog)

API 3 link attempts (this skill)

Dimension Skill↔dim Role↔dim Outcome
React Frontend Development
d_init_01
Existing dimension (library) · Role↔dimension skipped (dimension not under chosen role)
Tcl Primary New / orchestrated API 3: new canonical path (new) New / unmatched skill (orchestrated in API 2)

Skill enrichment (orchestrator / LLM)

No Stage 7 enrichment blob on this skill (orchestrator skipped enrichment).

Derived legacy fields
Category
Programming Languages
Sub-category
general
Skill nature
LANGUAGE
Volatility
MEDIUM
Typical lifespan
MULTI_YEAR
Version strategy
UNVERSIONED
Python Primary Library skill API 3: existing canonical (in_db) Existing skill (matched library)
Canonical: Python id=5 · python

Aliases — catalog

  • Python (CANONICAL) primary
  • Python 2 (VERSION)
  • Python 2.x (VERSION)
  • Python 3 (VERSION)
  • Python 3.10 (VERSION)
  • Python 3.11 (VERSION)
  • Python 3.12 (VERSION)
  • Python 3.x (VERSION)
  • py (VERSION)
  • py2 (VERSION)
  • py3 (VERSION)
  • python 3 (VERSION)
  • python 3.x (VERSION)
  • python2 (VERSION)
  • python3 (VERSION)
  • python3.x (VERSION)

Context tags (catalog)

API Django FastAPI Flask Jupyter NumPy PEP 8 Pandas REST SQLAlchemy asyncio pandas pip pytest type hints venv virtualenv

Stored enrichment (catalog DB)

Category
Language
Sub-category
Programming Language
Vendor
PSF
License
mit
Year introduced
1991
Confidence
0.99
Version strategy
SEPARATE_ENTITY
Version tag
3

Maturity reasoning: Python appears in a very high volume of job descriptions across data, backend, automation, and ML roles, and remains a default hiring-pipeline language on major job boards and tech stacks.

Skill profile (library / DB)

Skill nature
LANGUAGE
Volatility
STABLE
Typical lifespan
EVERGREEN
Category id
6
Sub-category id
96
Extractable
True
Also category
False

Dimensions (API 2 worklist)

  • Cloud Security Scripting & DSL Languages Catalog dimension db id 248

    Library dimension (catalog)

    Roles linked in library: Cloud Security Engineer

  • Programming Languages Catalog dimension db id 1

    Library dimension (catalog)

    Roles linked in library: Backend Developer, Fullstack Developer, Fullstack Developer

  • Programming Languages & DSLs Catalog dimension db id 475

    Library dimension (catalog)

    Roles linked in library: Engineering Manager

  • Programming Languages and Scripting Catalog dimension db id 59

    Library dimension (catalog)

    Roles linked in library: Cyber Security Engineer

  • Programming Languages for Data Work Catalog dimension db id 21

    Library dimension (catalog)

    Roles linked in library: Data Engineer

  • Programming Languages for ML Systems Catalog dimension db id 39

    Library dimension (catalog)

    Roles linked in library: ML Engineer, MLOps Engineer

  • Programming Languages for XR Catalog dimension db id 97

    Library dimension (catalog)

    Roles linked in library: AR/VR Engineer

  • Python Programming Catalog dimension db id 290

    Library dimension (catalog)

    Roles linked in library: Python Backend Developer

API 3 link attempts (this skill)

Dimension Skill↔dim Role↔dim Outcome
Cloud Security Scripting & DSL Languages
cloud-security-scripting-dsl-languages
Existing dimension (library) · Role↔dimension skipped (dimension not under chosen role)
Programming Languages
programming-languages
Existing dimension (library) · Role↔dimension skipped (dimension not under chosen role)
Programming Languages & DSLs
programming-languages-dsls
Existing dimension (library) · Role↔dimension skipped (dimension not under chosen role)
Programming Languages and Scripting
programming-languages-and-scripting
Existing dimension (library) · Role↔dimension skipped (dimension not under chosen role)
Programming Languages for Data Work
programming-languages-for-data-work
Existing dimension (library) · Role↔dimension skipped (dimension not under chosen role)
Programming Languages for ML Systems
programming-languages-for-ml-systems
Existing dimension (library) · Role↔dimension skipped (dimension not under chosen role)
Programming Languages for XR
programming-languages-for-xr
Existing dimension (library) · Role↔dimension skipped (dimension not under chosen role)
Python Programming
python-programming
Existing dimension (library) · Role↔dimension skipped (dimension not under chosen role)
Digital Logic Primary New / orchestrated API 3: new canonical path (new) New / unmatched skill (orchestrated in API 2)

Skill enrichment (orchestrator / LLM)

No Stage 7 enrichment blob on this skill (orchestrator skipped enrichment).

Derived legacy fields
Category
Computer Architecture
Sub-category
general
Skill nature
CONCEPT
Volatility
STABLE
Typical lifespan
EVERGREEN
Version strategy
UNVERSIONED
Computer Architecture Secondary New / orchestrated API 3: new canonical path (new) New / unmatched skill (orchestrated in API 2)

Skill enrichment (orchestrator / LLM)

No Stage 7 enrichment blob on this skill (orchestrator skipped enrichment).

Derived legacy fields
Category
Computer Architecture
Sub-category
general
Skill nature
CONCEPT
Volatility
STABLE
Typical lifespan
EVERGREEN
Version strategy
UNVERSIONED
Cadence Innovus Primary New / orchestrated API 3: new canonical path (new) New / unmatched skill (orchestrated in API 2)

Skill enrichment (orchestrator / LLM)

No Stage 7 enrichment blob on this skill (orchestrator skipped enrichment).

Derived legacy fields
Category
Digital Design
Sub-category
Physical Design Tools
Skill nature
TOOL
Volatility
MEDIUM
Typical lifespan
MULTI_YEAR
Version strategy
UNVERSIONED
Synopsys FC Primary New / orchestrated API 3: new canonical path (new) New / unmatched skill (orchestrated in API 2)

Skill enrichment (orchestrator / LLM)

No Stage 7 enrichment blob on this skill (orchestrator skipped enrichment).

Derived legacy fields
Category
Digital Design
Sub-category
Synthesis Tools
Skill nature
TOOL
Volatility
MEDIUM
Typical lifespan
MULTI_YEAR
Version strategy
UNVERSIONED
Power Signoff Primary New / orchestrated API 3: new canonical path (new) New / unmatched skill (orchestrated in API 2)

Skill enrichment (orchestrator / LLM)

No Stage 7 enrichment blob on this skill (orchestrator skipped enrichment).

Derived legacy fields
Category
Digital Design
Sub-category
general
Skill nature
PRACTICE
Volatility
MEDIUM
Typical lifespan
MULTI_YEAR
Version strategy
UNVERSIONED
PV Closure Primary New / orchestrated API 3: new canonical path (new) New / unmatched skill (orchestrated in API 2)

Skill enrichment (orchestrator / LLM)

No Stage 7 enrichment blob on this skill (orchestrator skipped enrichment).

Derived legacy fields
Category
Digital Design
Sub-category
general
Skill nature
PRACTICE
Volatility
MEDIUM
Typical lifespan
MULTI_YEAR
Version strategy
UNVERSIONED
Verilog Primary New / orchestrated API 3: new canonical path (new) New / unmatched skill (orchestrated in API 2)

Skill enrichment (orchestrator / LLM)

No Stage 7 enrichment blob on this skill (orchestrator skipped enrichment).

Derived legacy fields
Category
Programming Languages
Sub-category
general
Skill nature
LANGUAGE
Volatility
STABLE
Typical lifespan
EVERGREEN
Version strategy
UNVERSIONED
VHDL Primary New / orchestrated API 3: new canonical path (new) New / unmatched skill (orchestrated in API 2)

Skill enrichment (orchestrator / LLM)

No Stage 7 enrichment blob on this skill (orchestrator skipped enrichment).

Derived legacy fields
Category
Programming Languages
Sub-category
general
Skill nature
LANGUAGE
Volatility
STABLE
Typical lifespan
EVERGREEN
Version strategy
UNVERSIONED
GDS Primary New / orchestrated API 3: new canonical path (new) New / unmatched skill (orchestrated in API 2)

Skill enrichment (orchestrator / LLM)

No Stage 7 enrichment blob on this skill (orchestrator skipped enrichment).

Derived legacy fields
Category
Digital Design
Sub-category
general
Skill nature
CONCEPT
Volatility
MEDIUM
Typical lifespan
MULTI_YEAR
Version strategy
UNVERSIONED
2nm Secondary New / orchestrated API 3: new canonical path (new) New / unmatched skill (orchestrated in API 2)

Skill enrichment (orchestrator / LLM)

No Stage 7 enrichment blob on this skill (orchestrator skipped enrichment).

Derived legacy fields
Category
Digital Design
Sub-category
general
Skill nature
CONCEPT
Volatility
MEDIUM
Typical lifespan
MULTI_YEAR
Version strategy
UNVERSIONED

All API 3 persistence rows

Same grid as the skill-extractor “Persistence items” table: one row per (skill × dimension) work item.

Skill Tag Dimension Skill↔dim Role↔dim Outcome Notes
Perl in_db
React Frontend Development
d_init_01
Existing dimension (library) · Role↔dimension skipped (dimension not under chosen role)
Python in_db
Cloud Security Scripting & DSL Languages
cloud-security-scripting-dsl-languages
Existing dimension (library) · Role↔dimension skipped (dimension not under chosen role)
Python in_db
Programming Languages
programming-languages
Existing dimension (library) · Role↔dimension skipped (dimension not under chosen role)
Python in_db
Programming Languages & DSLs
programming-languages-dsls
Existing dimension (library) · Role↔dimension skipped (dimension not under chosen role)
Python in_db
Programming Languages and Scripting
programming-languages-and-scripting
Existing dimension (library) · Role↔dimension skipped (dimension not under chosen role)
Python in_db
Programming Languages for Data Work
programming-languages-for-data-work
Existing dimension (library) · Role↔dimension skipped (dimension not under chosen role)
Python in_db
Programming Languages for ML Systems
programming-languages-for-ml-systems
Existing dimension (library) · Role↔dimension skipped (dimension not under chosen role)
Python in_db
Programming Languages for XR
programming-languages-for-xr
Existing dimension (library) · Role↔dimension skipped (dimension not under chosen role)
Python in_db
Python Programming
python-programming
Existing dimension (library) · Role↔dimension skipped (dimension not under chosen role)

Library artifacts (this run)

Kind Detail DB id
canonical_skill_proposed Physical Design | type=Digital Design subtype=general nature=PRACTICE lifespan=MULTI_YEAR
canonical_skill_proposed Place and Route | type=Digital Design subtype=general nature=PRACTICE lifespan=MULTI_YEAR
canonical_skill_proposed Synthesis | type=Digital Design subtype=general nature=PRACTICE lifespan=MULTI_YEAR
canonical_skill_proposed Timing Analysis | type=Digital Design subtype=general nature=PRACTICE lifespan=MULTI_YEAR
canonical_skill_proposed Timing Closure | type=Digital Design subtype=general nature=PRACTICE lifespan=MULTI_YEAR
canonical_skill_proposed ECO | type=Digital Design subtype=general nature=PRACTICE lifespan=MULTI_YEAR
canonical_skill_proposed RTL | type=Digital Design subtype=general nature=CONCEPT lifespan=EVERGREEN
canonical_skill_proposed Tcl | type=Programming Languages subtype=general nature=LANGUAGE lifespan=MULTI_YEAR
canonical_skill_proposed Digital Logic | type=Computer Architecture subtype=general nature=CONCEPT lifespan=EVERGREEN
canonical_skill_proposed Computer Architecture | type=Computer Architecture subtype=general nature=CONCEPT lifespan=EVERGREEN
canonical_skill_proposed Cadence Innovus | type=Digital Design subtype=Physical Design Tools nature=TOOL lifespan=MULTI_YEAR
canonical_skill_proposed Synopsys FC | type=Digital Design subtype=Synthesis Tools nature=TOOL lifespan=MULTI_YEAR
canonical_skill_proposed Power Signoff | type=Digital Design subtype=general nature=PRACTICE lifespan=MULTI_YEAR
canonical_skill_proposed PV Closure | type=Digital Design subtype=general nature=PRACTICE lifespan=MULTI_YEAR
canonical_skill_proposed Verilog | type=Programming Languages subtype=general nature=LANGUAGE lifespan=EVERGREEN
canonical_skill_proposed VHDL | type=Programming Languages subtype=general nature=LANGUAGE lifespan=EVERGREEN
canonical_skill_proposed GDS | type=Digital Design subtype=general nature=CONCEPT lifespan=MULTI_YEAR
canonical_skill_proposed 2nm | type=Digital Design subtype=general nature=CONCEPT lifespan=MULTI_YEAR
nano JD Parser — gpt-4.1-nano click to toggle
RolePhysical Design Engineer
CompanyMarvell
Experience5-8 years of related professional experience OR a Master’s degree and/or PhD in Electronics/Electrical Engineering or related fields with 4-7 Years of related professional experience
DomainSemiconductors
Location Bangalore, India (onsite)
JD type pass
Show raw JSON
{
  "JD_type": "pass",
  "about_company": {
    "source_marker": {
      "first_5_words": "Marvell\u2019s semiconductor solutions are the",
      "last_5_words": "thrive, learn, and lead."
    },
    "text": "Marvell\u2019s semiconductor solutions are the essential building blocks of the data infrastructure that connects our world. Across enterprise, cloud and AI, automotive, and carrier architectures, our innovative technology is enabling new possibilities.\nAt Marvell, you can affect the arc of individual lives, lift the trajectory of entire industries, and fuel the transformative potential of tomorrow. For those looking to make their mark on purposeful and enduring innovation, above and beyond fleeting trends, Marvell is a place to thrive, learn, and lead.",
    "word_count": 84
  },
  "certifications": [],
  "company_name": "Marvell",
  "ctc": null,
  "domain": {
    "primary": {
      "aliases": [
        "Chip Design",
        "Electronics"
      ],
      "domain": "Semiconductors"
    },
    "secondary": null
  },
  "education": [
    {
      "level": "Bachelor\u0027s",
      "qualification": "BTECH/BE - Electronics/Electrical Engineering (or related)",
      "raw": "Bachelor\u2019s Degree in Electronics/Electrical Engineering or related fields",
      "requirement": "required"
    },
    {
      "level": "Master\u0027s",
      "qualification": "MTECH/ME - Electronics/Electrical Engineering (or related)",
      "raw": "Master\u2019s degree and/or PhD in Electronics/Electrical Engineering or related fields",
      "requirement": "preferred"
    }
  ],
  "experience": {
    "max": 8,
    "min": 5,
    "raw": "5-8 years of related professional experience OR a Master\u2019s degree and/or PhD in Electronics/Electrical Engineering or related fields with 4-7 Years of related professional experience"
  },
  "job_locations": [
    {
      "aliases": [
        "Bengaluru"
      ],
      "city": "Bangalore",
      "country": "India",
      "state": null,
      "work_mode": "onsite"
    }
  ],
  "role": "Physical Design Engineer",
  "role_aliases": [
    "P\u0026D Engineer",
    "Physical Design Engineer",
    "Chip Design Engineer"
  ],
  "role_archetype": "Engineering",
  "roles_and_responsibilities": [
    {
      "bullet_count": 6,
      "heading": "What You Can Expect",
      "heading_was_present": true,
      "source_marker": {
        "first_5_words": "In this role based in",
        "last_5_words": "collaborative and innovative environment at Marvell."
      },
      "text": "\u2022 In this role based in Bangalore, you will work with a global team on both the physical design of complex chips as well as the methodology to enable an efficient and robust design process.\n\u2022 You will be responsible for maintaining, enhancing, and supporting Marvell\u0027s Place and Route Flow, leveraging industry-standard EDA tools.\n\u2022 Your tasks will include performing synthesis, place and route, as well as timing analysis and closure on multiple intermediate and complex logic blocks.\n\u2022 You will play a crucial role in developing and implementing timing and logic ECOs, collaborating closely with the RTL design team to drive modifications that address congestion and timing issues.\n\u2022 Additionally, your involvement with the global timing team will include debugging and resolving any block-level timing issues encountered at the partition level.\n\u2022 This position provides an exciting platform to engage with diverse engineering challenges within a collaborative and innovative environment at Marvell.",
      "word_count": 164
    },
    {
      "bullet_count": 10,
      "heading": "What We\u0027re Looking For",
      "heading_was_present": true,
      "source_marker": {
        "first_5_words": "Bachelor\u2019s Degree in Electronics/Electrical",
        "last_5_words": "contributing in a team environment."
      },
      "text": "\u2022 Bachelor\u2019s Degree in Electronics/Electrical Engineering or related fields and have 5-8 years of related professional experience OR a Master\u2019s degree and/or PhD in Electronics/Electrical Engineering or related fields with 4-7 Years of related professional experience.\n\u2022 In your coursework, you must have completed a digital logic course and projects that involved circuit design, testing, and timing analysis.\n\u2022 Good understanding of standard Synthesis to GDS flows and methodology.\n\u2022 Good scripting skills in languages such as Perl, tcl, and Python.\n\u2022 Good understanding of digital logic and computer architecture.\n\u2022 Hands-on experience in advanced technology nodes upto 2nm.\n\u2022 Strong hands-on experience in blocks/subsystem P\u0026R implementation using Cadence Innovus and Synopsys FC.\n\u2022 Good experience in block level signoff power, timing, PV closure \u0026 debugging skills.\n\u2022 Knowledge of Verilog/VHDL.\n\u2022 Good communication skills and self-discipline contributing in a team environment.",
      "word_count": 203
    }
  ],
  "urls": []
}
API 1 — extract-from-jd click to toggle
{
  "final_skills": [
    {
      "is_primary": true,
      "skill_name": "Physical Design"
    },
    {
      "is_primary": true,
      "skill_name": "Place and Route"
    },
    {
      "is_primary": true,
      "skill_name": "Synthesis"
    },
    {
      "is_primary": true,
      "skill_name": "Timing Analysis"
    },
    {
      "is_primary": true,
      "skill_name": "Timing Closure"
    },
    {
      "is_primary": true,
      "skill_name": "ECO"
    },
    {
      "is_primary": true,
      "skill_name": "RTL"
    },
    {
      "is_primary": true,
      "skill_name": "Perl"
    },
    {
      "is_primary": true,
      "skill_name": "Tcl"
    },
    {
      "is_primary": true,
      "skill_name": "Python"
    },
    {
      "is_primary": true,
      "skill_name": "Digital Logic"
    },
    {
      "is_primary": false,
      "skill_name": "Computer Architecture"
    },
    {
      "is_primary": true,
      "skill_name": "Cadence Innovus"
    },
    {
      "is_primary": true,
      "skill_name": "Synopsys FC"
    },
    {
      "is_primary": true,
      "skill_name": "Power Signoff"
    },
    {
      "is_primary": true,
      "skill_name": "PV Closure"
    },
    {
      "is_primary": true,
      "skill_name": "Verilog"
    },
    {
      "is_primary": true,
      "skill_name": "VHDL"
    },
    {
      "is_primary": true,
      "skill_name": "GDS"
    },
    {
      "is_primary": false,
      "skill_name": "2nm"
    }
  ],
  "jd_role": {
    "display_name": "Physical Design Engineer",
    "rationale": null,
    "role_aliases": [
      "P\u0026D Engineer",
      "Physical Design Engineer",
      "Chip Design Engineer"
    ],
    "role_archetype": "Engineering",
    "slug": ""
  },
  "nano_parsed": {
    "JD_type": "pass",
    "about_company": {
      "source_marker": {
        "first_5_words": "Marvell\u2019s semiconductor solutions are the",
        "last_5_words": "thrive, learn, and lead."
      },
      "text": "Marvell\u2019s semiconductor solutions are the essential building blocks of the data infrastructure that connects our world. Across enterprise, cloud and AI, automotive, and carrier architectures, our innovative technology is enabling new possibilities.\nAt Marvell, you can affect the arc of individual lives, lift the trajectory of entire industries, and fuel the transformative potential of tomorrow. For those looking to make their mark on purposeful and enduring innovation, above and beyond fleeting trends, Marvell is a place to thrive, learn, and lead.",
      "word_count": 84
    },
    "certifications": [],
    "company_name": "Marvell",
    "ctc": null,
    "domain": {
      "primary": {
        "aliases": [
          "Chip Design",
          "Electronics"
        ],
        "domain": "Semiconductors"
      },
      "secondary": null
    },
    "education": [
      {
        "level": "Bachelor\u0027s",
        "qualification": "BTECH/BE - Electronics/Electrical Engineering (or related)",
        "raw": "Bachelor\u2019s Degree in Electronics/Electrical Engineering or related fields",
        "requirement": "required"
      },
      {
        "level": "Master\u0027s",
        "qualification": "MTECH/ME - Electronics/Electrical Engineering (or related)",
        "raw": "Master\u2019s degree and/or PhD in Electronics/Electrical Engineering or related fields",
        "requirement": "preferred"
      }
    ],
    "experience": {
      "max": 8,
      "min": 5,
      "raw": "5-8 years of related professional experience OR a Master\u2019s degree and/or PhD in Electronics/Electrical Engineering or related fields with 4-7 Years of related professional experience"
    },
    "job_locations": [
      {
        "aliases": [
          "Bengaluru"
        ],
        "city": "Bangalore",
        "country": "India",
        "state": null,
        "work_mode": "onsite"
      }
    ],
    "role": "Physical Design Engineer",
    "role_aliases": [
      "P\u0026D Engineer",
      "Physical Design Engineer",
      "Chip Design Engineer"
    ],
    "role_archetype": "Engineering",
    "roles_and_responsibilities": [
      {
        "bullet_count": 6,
        "heading": "What You Can Expect",
        "heading_was_present": true,
        "source_marker": {
          "first_5_words": "In this role based in",
          "last_5_words": "collaborative and innovative environment at Marvell."
        },
        "text": "\u2022 In this role based in Bangalore, you will work with a global team on both the physical design of complex chips as well as the methodology to enable an efficient and robust design process.\n\u2022 You will be responsible for maintaining, enhancing, and supporting Marvell\u0027s Place and Route Flow, leveraging industry-standard EDA tools.\n\u2022 Your tasks will include performing synthesis, place and route, as well as timing analysis and closure on multiple intermediate and complex logic blocks.\n\u2022 You will play a crucial role in developing and implementing timing and logic ECOs, collaborating closely with the RTL design team to drive modifications that address congestion and timing issues.\n\u2022 Additionally, your involvement with the global timing team will include debugging and resolving any block-level timing issues encountered at the partition level.\n\u2022 This position provides an exciting platform to engage with diverse engineering challenges within a collaborative and innovative environment at Marvell.",
        "word_count": 164
      },
      {
        "bullet_count": 10,
        "heading": "What We\u0027re Looking For",
        "heading_was_present": true,
        "source_marker": {
          "first_5_words": "Bachelor\u2019s Degree in Electronics/Electrical",
          "last_5_words": "contributing in a team environment."
        },
        "text": "\u2022 Bachelor\u2019s Degree in Electronics/Electrical Engineering or related fields and have 5-8 years of related professional experience OR a Master\u2019s degree and/or PhD in Electronics/Electrical Engineering or related fields with 4-7 Years of related professional experience.\n\u2022 In your coursework, you must have completed a digital logic course and projects that involved circuit design, testing, and timing analysis.\n\u2022 Good understanding of standard Synthesis to GDS flows and methodology.\n\u2022 Good scripting skills in languages such as Perl, tcl, and Python.\n\u2022 Good understanding of digital logic and computer architecture.\n\u2022 Hands-on experience in advanced technology nodes upto 2nm.\n\u2022 Strong hands-on experience in blocks/subsystem P\u0026R implementation using Cadence Innovus and Synopsys FC.\n\u2022 Good experience in block level signoff power, timing, PV closure \u0026 debugging skills.\n\u2022 Knowledge of Verilog/VHDL.\n\u2022 Good communication skills and self-discipline contributing in a team environment.",
        "word_count": 203
      }
    ],
    "urls": []
  },
  "rejected": false,
  "rejection_reason": null,
  "run_id": "a00ae87c-67b0-4d68-8259-da194da35f7c",
  "stage3_signals": {
    "alias_found": true,
    "alias_match_roles": [
      {
        "display_name": "FPGA / ASIC Engineer",
        "kra_matches": null,
        "matched_count": null,
        "matched_skills": null,
        "role_id": 216,
        "score": 1.0,
        "slug": "fpga-asic-engineer",
        "total_count": null
      }
    ],
    "kra_match_roles": [
      {
        "display_name": "Engineering Manager",
        "kra_matches": [
          {
            "kra_text": "coach performance and growth",
            "sentence": "Good communication skills and self-discipline contributing in a team environment.",
            "similarity": 0.4162
          },
          {
            "kra_text": "coordinate execution and commitments",
            "sentence": "Additionally, your involvement with the global timing team will include debugging and resolving any block-level timing issues encountered at the partition level.",
            "similarity": 0.4105
          },
          {
            "kra_text": "coordinate execution and commitments",
            "sentence": "You will play a crucial role in developing and implementing timing and logic ECOs, collaborating closely with the RTL design team to drive modifications that address congestion and timing issues.",
            "similarity": 0.4081
          }
        ],
        "matched_count": null,
        "matched_skills": null,
        "role_id": 121,
        "score": 0.4116,
        "slug": "engineering-manager",
        "total_count": null
      },
      {
        "display_name": "Flutter Developer",
        "kra_matches": [
          {
            "kra_text": "collaborate with design, product, and backend teams",
            "sentence": "You will play a crucial role in developing and implementing timing and logic ECOs, collaborating closely with the RTL design team to drive modifications that address congestion and timing issues.",
            "similarity": 0.4347
          },
          {
            "kra_text": "collaborate with design, product, and backend teams",
            "sentence": "In this role based in Bangalore, you will work with a global team on both the physical design of complex chips as well as the methodology to enable an efficient and robust design process.",
            "similarity": 0.408
          },
          {
            "kra_text": "collaborate with design, product, and backend teams",
            "sentence": "This position provides an exciting platform to engage with diverse engineering challenges within a collaborative and innovative environment at Marvell.",
            "similarity": 0.3645
          }
        ],
        "matched_count": null,
        "matched_skills": null,
        "role_id": 74,
        "score": 0.4024,
        "slug": "flutter-developer",
        "total_count": null
      },
      {
        "display_name": "Fullstack Developer",
        "kra_matches": [
          {
            "kra_text": "Works closely with product managers and UX designers to translate requirements and wireframes into working software features through iterative development.",
            "sentence": "You will play a crucial role in developing and implementing timing and logic ECOs, collaborating closely with the RTL design team to drive modifications that address congestion and timing issues.",
            "similarity": 0.4013
          },
          {
            "kra_text": "Works closely with product managers and UX designers to translate requirements and wireframes into working software features through iterative development.",
            "sentence": "You will be responsible for maintaining, enhancing, and supporting Marvell\u0027s Place and Route Flow, leveraging industry-standard EDA tools.",
            "similarity": 0.3882
          },
          {
            "kra_text": "Works closely with product managers and UX designers to translate requirements and wireframes into working software features through iterative development.",
            "sentence": "In this role based in Bangalore, you will work with a global team on both the physical design of complex chips as well as the methodology to enable an efficient and robust design process.",
            "similarity": 0.3733
          }
        ],
        "matched_count": null,
        "matched_skills": null,
        "role_id": 15,
        "score": 0.3876,
        "slug": "full-stack-engineer",
        "total_count": null
      },
      {
        "display_name": "Drupal Dev",
        "kra_matches": [
          {
            "kra_text": "site troubleshooting and defect fixes",
            "sentence": "Good experience in block level signoff power, timing, PV closure \u0026 debugging skills.",
            "similarity": 0.3996
          },
          {
            "kra_text": "site troubleshooting and defect fixes",
            "sentence": "You will be responsible for maintaining, enhancing, and supporting Marvell\u0027s Place and Route Flow, leveraging industry-standard EDA tools.",
            "similarity": 0.3927
          },
          {
            "kra_text": "site troubleshooting and defect fixes",
            "sentence": "Additionally, your involvement with the global timing team will include debugging and resolving any block-level timing issues encountered at the partition level.",
            "similarity": 0.3612
          }
        ],
        "matched_count": null,
        "matched_skills": null,
        "role_id": 228,
        "score": 0.3845,
        "slug": "drupal-dev",
        "total_count": null
      },
      {
        "display_name": "Cloud Architect",
        "kra_matches": [
          {
            "kra_text": "Conducts architecture reviews, approves technical design documents, and guides engineering teams through cloud migration and modernization projects.",
            "sentence": "You will be responsible for maintaining, enhancing, and supporting Marvell\u0027s Place and Route Flow, leveraging industry-standard EDA tools.",
            "similarity": 0.3983
          },
          {
            "kra_text": "Conducts architecture reviews, approves technical design documents, and guides engineering teams through cloud migration and modernization projects.",
            "sentence": "In this role based in Bangalore, you will work with a global team on both the physical design of complex chips as well as the methodology to enable an efficient and robust design process.",
            "similarity": 0.3738
          },
          {
            "kra_text": "Conducts architecture reviews, approves technical design documents, and guides engineering teams through cloud migration and modernization projects.",
            "sentence": "This position provides an exciting platform to engage with diverse engineering challenges within a collaborative and innovative environment at Marvell.",
            "similarity": 0.3548
          }
        ],
        "matched_count": null,
        "matched_skills": null,
        "role_id": 9,
        "score": 0.3756,
        "slug": "cloud-architect",
        "total_count": null
      }
    ],
    "skill_match_roles": [
      {
        "display_name": "Data Engineer",
        "kra_matches": null,
        "matched_count": 1,
        "matched_skills": [
          "Python"
        ],
        "role_id": 2,
        "score": 0.0556,
        "slug": "data-engineer",
        "total_count": 18
      },
      {
        "display_name": "ML Engineer",
        "kra_matches": null,
        "matched_count": 1,
        "matched_skills": [
          "Python"
        ],
        "role_id": 3,
        "score": 0.0556,
        "slug": "ml-engineer",
        "total_count": 18
      },
      {
        "display_name": "Cyber Security Engineer",
        "kra_matches": null,
        "matched_count": 1,
        "matched_skills": [
          "Python"
        ],
        "role_id": 5,
        "score": 0.0556,
        "slug": "cybersecurity-engineer",
        "total_count": 18
      },
      {
        "display_name": "AR/VR Engineer",
        "kra_matches": null,
        "matched_count": 1,
        "matched_skills": [
          "Python"
        ],
        "role_id": 8,
        "score": 0.0556,
        "slug": "ar-vr-engineer",
        "total_count": 18
      },
      {
        "display_name": "Backend Developer",
        "kra_matches": null,
        "matched_count": 1,
        "matched_skills": [
          "Python"
        ],
        "role_id": 1,
        "score": 0.0556,
        "slug": "backend-engineer",
        "total_count": 18
      }
    ]
  },
  "stage4_decision": {
    "alias_collision_detected": false,
    "case": "A",
    "chosen_role": {
      "display_name": "FPGA / ASIC Engineer",
      "kra_matches": null,
      "matched_count": null,
      "matched_skills": null,
      "role_id": 216,
      "score": 1.0,
      "slug": "fpga-asic-engineer",
      "total_count": null
    },
    "confidence": 1.0,
    "is_new_role": false,
    "llm2_fired": false,
    "llm2_reasoning": null,
    "matched_dimensions": [],
    "matched_kras": [],
    "matched_skills": [],
    "new_role_display_name": null,
    "new_role_slug": null,
    "queued": false,
    "reasoning": "Exact alias hit on fpga-asic-engineer (1.0) \u2014 no other alias at this confidence; skill_top data-engineer 0.06 does not contradict",
    "sub_role": null
  },
  "stage5_updates": {
    "centroid_n_after": 7,
    "centroid_updated": true,
    "collision_log_id": null,
    "new_kra_attached": {
      "best_kra_similarity": 0.0,
      "queue_id": 1920,
      "r_and_r_preview": "\u2022 In this role based in Bangalore, you will work with a global team on both the physical design of complex chips as well as the methodology to enable an efficient and robust design process.\n\u2022 You will",
      "role_display_name": "FPGA / ASIC Engineer",
      "role_slug": "fpga-asic-engineer",
      "status": "pending"
    },
    "new_skills_attached": [
      {
        "is_primary": true,
        "queue_id": 24763,
        "role_display_name": "FPGA / ASIC Engineer",
        "role_slug": "fpga-asic-engineer",
        "skill_name": "Physical Design",
        "status": "pending"
      },
      {
        "is_primary": true,
        "queue_id": 24764,
        "role_display_name": "FPGA / ASIC Engineer",
        "role_slug": "fpga-asic-engineer",
        "skill_name": "Place and Route",
        "status": "pending"
      },
      {
        "is_primary": true,
        "queue_id": 24765,
        "role_display_name": "FPGA / ASIC Engineer",
        "role_slug": "fpga-asic-engineer",
        "skill_name": "Synthesis",
        "status": "pending"
      },
      {
        "is_primary": true,
        "queue_id": 24766,
        "role_display_name": "FPGA / ASIC Engineer",
        "role_slug": "fpga-asic-engineer",
        "skill_name": "Timing Analysis",
        "status": "pending"
      },
      {
        "is_primary": true,
        "queue_id": 24767,
        "role_display_name": "FPGA / ASIC Engineer",
        "role_slug": "fpga-asic-engineer",
        "skill_name": "Timing Closure",
        "status": "pending"
      },
      {
        "is_primary": true,
        "queue_id": 24768,
        "role_display_name": "FPGA / ASIC Engineer",
        "role_slug": "fpga-asic-engineer",
        "skill_name": "ECO",
        "status": "pending"
      },
      {
        "is_primary": true,
        "queue_id": 24769,
        "role_display_name": "FPGA / ASIC Engineer",
        "role_slug": "fpga-asic-engineer",
        "skill_name": "RTL",
        "status": "pending"
      },
      {
        "is_primary": true,
        "queue_id": 24770,
        "role_display_name": "FPGA / ASIC Engineer",
        "role_slug": "fpga-asic-engineer",
        "skill_name": "Tcl",
        "status": "pending"
      },
      {
        "is_primary": true,
        "queue_id": 24771,
        "role_display_name": "FPGA / ASIC Engineer",
        "role_slug": "fpga-asic-engineer",
        "skill_name": "Digital Logic",
        "status": "pending"
      },
      {
        "is_primary": false,
        "queue_id": 24772,
        "role_display_name": "FPGA / ASIC Engineer",
        "role_slug": "fpga-asic-engineer",
        "skill_name": "Computer Architecture",
        "status": "pending"
      },
      {
        "is_primary": true,
        "queue_id": 24773,
        "role_display_name": "FPGA / ASIC Engineer",
        "role_slug": "fpga-asic-engineer",
        "skill_name": "Cadence Innovus",
        "status": "pending"
      },
      {
        "is_primary": true,
        "queue_id": 24774,
        "role_display_name": "FPGA / ASIC Engineer",
        "role_slug": "fpga-asic-engineer",
        "skill_name": "Synopsys FC",
        "status": "pending"
      },
      {
        "is_primary": true,
        "queue_id": 24775,
        "role_display_name": "FPGA / ASIC Engineer",
        "role_slug": "fpga-asic-engineer",
        "skill_name": "Power Signoff",
        "status": "pending"
      },
      {
        "is_primary": true,
        "queue_id": 24776,
        "role_display_name": "FPGA / ASIC Engineer",
        "role_slug": "fpga-asic-engineer",
        "skill_name": "PV Closure",
        "status": "pending"
      },
      {
        "is_primary": true,
        "queue_id": 24777,
        "role_display_name": "FPGA / ASIC Engineer",
        "role_slug": "fpga-asic-engineer",
        "skill_name": "Verilog",
        "status": "pending"
      },
      {
        "is_primary": true,
        "queue_id": 24778,
        "role_display_name": "FPGA / ASIC Engineer",
        "role_slug": "fpga-asic-engineer",
        "skill_name": "VHDL",
        "status": "pending"
      },
      {
        "is_primary": true,
        "queue_id": 24779,
        "role_display_name": "FPGA / ASIC Engineer",
        "role_slug": "fpga-asic-engineer",
        "skill_name": "GDS",
        "status": "pending"
      },
      {
        "is_primary": false,
        "queue_id": 24780,
        "role_display_name": "FPGA / ASIC Engineer",
        "role_slug": "fpga-asic-engineer",
        "skill_name": "2nm",
        "status": "pending"
      }
    ],
    "queue_entry_id": null,
    "v3_pipeline_triggered": false,
    "v3_role_slug": null,
    "v3_run_id": null
  }
}
API 2 — extract-details
{
  "alias_matches": [
    {
      "alias_persist_skipped_reason": "alias_text already exists for this canonical skill",
      "alias_persisted": false,
      "existing_alias_id": 1612,
      "existing_alias_text": "Perl",
      "input_term": "Perl",
      "matched_canonical": {
        "category_id": 6,
        "display_name": "Perl",
        "id": 1001,
        "is_also_category": false,
        "is_extractable": true,
        "skill_nature": "LANGUAGE",
        "slug": "perl",
        "sub_category_id": 38,
        "typical_lifespan": "EVERGREEN",
        "volatility": "STABLE"
      },
      "matched_via": "alias"
    },
    {
      "alias_persist_skipped_reason": "alias_text already exists for this canonical skill",
      "alias_persisted": false,
      "existing_alias_id": 67,
      "existing_alias_text": "Python",
      "input_term": "Python",
      "matched_canonical": {
        "category_id": 6,
        "display_name": "Python",
        "id": 5,
        "is_also_category": false,
        "is_extractable": true,
        "skill_nature": "LANGUAGE",
        "slug": "python",
        "sub_category_id": 96,
        "typical_lifespan": "EVERGREEN",
        "volatility": "STABLE"
      },
      "matched_via": "alias"
    }
  ],
  "candidate_roles": [
    {
      "display_name": "Cloud Security Engineer",
      "id": 23,
      "rationale": null,
      "role_archetype": null,
      "slug": "cloud-security-engineer",
      "source": "db"
    },
    {
      "display_name": "Backend Developer",
      "id": 1,
      "rationale": null,
      "role_archetype": "A Backend Engineer designs, builds, and maintains the server-side logic and data handling that power applications and services. They focus on implementing reliable business functionality, integrating with other systems, and ensuring the backend is scalable, maintainable, and observable.",
      "slug": "backend-engineer",
      "source": "db"
    },
    {
      "display_name": "Fullstack Developer",
      "id": 15,
      "rationale": null,
      "role_archetype": null,
      "slug": "full-stack-engineer",
      "source": "db"
    },
    {
      "display_name": "Fullstack Developer",
      "id": 435,
      "rationale": null,
      "role_archetype": "Engineering",
      "slug": "fullstack-developer",
      "source": "db"
    },
    {
      "display_name": "Engineering Manager",
      "id": 121,
      "rationale": null,
      "role_archetype": null,
      "slug": "engineering-manager",
      "source": "db"
    },
    {
      "display_name": "Cyber Security Engineer",
      "id": 5,
      "rationale": null,
      "role_archetype": null,
      "slug": "cybersecurity-engineer",
      "source": "db"
    },
    {
      "display_name": "Data Engineer",
      "id": 2,
      "rationale": null,
      "role_archetype": null,
      "slug": "data-engineer",
      "source": "db"
    },
    {
      "display_name": "ML Engineer",
      "id": 3,
      "rationale": null,
      "role_archetype": null,
      "slug": "ml-engineer",
      "source": "db"
    },
    {
      "display_name": "MLOps Engineer",
      "id": 16,
      "rationale": null,
      "role_archetype": null,
      "slug": "ml-ops-engineer",
      "source": "db"
    },
    {
      "display_name": "AR/VR Engineer",
      "id": 8,
      "rationale": null,
      "role_archetype": null,
      "slug": "ar-vr-engineer",
      "source": "db"
    },
    {
      "display_name": "Python Backend Developer",
      "id": 80,
      "rationale": null,
      "role_archetype": "Engineering",
      "slug": "python-backend-developer",
      "source": "db"
    }
  ],
  "chosen_role": {
    "display_name": "FPGA / ASIC Engineer",
    "id": 216,
    "rationale": "Exact alias hit on fpga-asic-engineer (1.0) \u2014 no other alias at this confidence; skill_top data-engineer 0.06 does not contradict",
    "role_archetype": null,
    "slug": "fpga-asic-engineer",
    "source": "db"
  },
  "dimensions": [
    {
      "dimension": {
        "difficulty_hint": "well_known",
        "display_name": "React Frontend Development",
        "id": 96,
        "rationale": "Building interactive web user interfaces with React.js, including component composition, state management, hooks, and rendering patterns. React.js belongs here because it is a core library for client-side UI development in modern web applications.",
        "slug": "d_init_01",
        "source": "db"
      },
      "input_skill": "Perl",
      "llm_role": null,
      "roles_from_db": []
    },
    {
      "dimension": {
        "difficulty_hint": "well_known",
        "display_name": "Cloud Security Scripting \u0026 DSL Languages",
        "id": 248,
        "rationale": "Proficiency in programming and domain-specific languages used to automate and script cloud security controls.",
        "slug": "cloud-security-scripting-dsl-languages",
        "source": "db"
      },
      "input_skill": "Python",
      "llm_role": null,
      "roles_from_db": [
        {
          "display_name": "Cloud Security Engineer",
          "id": 23,
          "rationale": null,
          "role_archetype": null,
          "slug": "cloud-security-engineer",
          "source": "db"
        }
      ]
    },
    {
      "dimension": {
        "difficulty_hint": "well_known",
        "display_name": "Programming Languages",
        "id": 1,
        "rationale": "Primary implementation languages used to build client and server feature code. Full stack engineers need enough fluency to move across layers and implement product behavior end to end.",
        "slug": "programming-languages",
        "source": "db"
      },
      "input_skill": "Python",
      "llm_role": null,
      "roles_from_db": [
        {
          "display_name": "Backend Developer",
          "id": 1,
          "rationale": null,
          "role_archetype": "A Backend Engineer designs, builds, and maintains the server-side logic and data handling that power applications and services. They focus on implementing reliable business functionality, integrating with other systems, and ensuring the backend is scalable, maintainable, and observable.",
          "slug": "backend-engineer",
          "source": "db"
        },
        {
          "display_name": "Fullstack Developer",
          "id": 15,
          "rationale": null,
          "role_archetype": null,
          "slug": "full-stack-engineer",
          "source": "db"
        },
        {
          "display_name": "Fullstack Developer",
          "id": 435,
          "rationale": null,
          "role_archetype": "Engineering",
          "slug": "fullstack-developer",
          "source": "db"
        }
      ]
    },
    {
      "dimension": {
        "difficulty_hint": "well_known",
        "display_name": "Programming Languages \u0026 DSLs",
        "id": 475,
        "rationale": "Oversee and guide the selection and effective use of programming and domain\u2010specific languages in software projects.",
        "slug": "programming-languages-dsls",
        "source": "db"
      },
      "input_skill": "Python",
      "llm_role": null,
      "roles_from_db": [
        {
          "display_name": "Engineering Manager",
          "id": 121,
          "rationale": null,
          "role_archetype": null,
          "slug": "engineering-manager",
          "source": "db"
        }
      ]
    },
    {
      "dimension": {
        "difficulty_hint": "well_known",
        "display_name": "Programming Languages and Scripting",
        "id": 59,
        "rationale": "Languages used to write security automation, analysis scripts, detection logic, and remediation helpers. This is the primary implementation surface for a cybersecurity engineer across tooling and response workflows.",
        "slug": "programming-languages-and-scripting",
        "source": "db"
      },
      "input_skill": "Python",
      "llm_role": null,
      "roles_from_db": [
        {
          "display_name": "Cyber Security Engineer",
          "id": 5,
          "rationale": null,
          "role_archetype": null,
          "slug": "cybersecurity-engineer",
          "source": "db"
        }
      ]
    },
    {
      "dimension": {
        "difficulty_hint": "well_known",
        "display_name": "Programming Languages for Data Work",
        "id": 21,
        "rationale": "Languages used to implement data pipelines, transformations, and operational glue. This is the primary coding surface for building ingestion, enrichment, and automation logic in data engineering.",
        "slug": "programming-languages-for-data-work",
        "source": "db"
      },
      "input_skill": "Python",
      "llm_role": null,
      "roles_from_db": [
        {
          "display_name": "Data Engineer",
          "id": 2,
          "rationale": null,
          "role_archetype": null,
          "slug": "data-engineer",
          "source": "db"
        }
      ]
    },
    {
      "dimension": {
        "difficulty_hint": "well_known",
        "display_name": "Programming Languages for ML Systems",
        "id": 39,
        "rationale": "Languages used to build training code, inference services, evaluation jobs, and ML glue code. This is the primary implementation surface for ML engineers across experimentation and productionization.",
        "slug": "programming-languages-for-ml-systems",
        "source": "db"
      },
      "input_skill": "Python",
      "llm_role": null,
      "roles_from_db": [
        {
          "display_name": "ML Engineer",
          "id": 3,
          "rationale": null,
          "role_archetype": null,
          "slug": "ml-engineer",
          "source": "db"
        },
        {
          "display_name": "MLOps Engineer",
          "id": 16,
          "rationale": null,
          "role_archetype": null,
          "slug": "ml-ops-engineer",
          "source": "db"
        }
      ]
    },
    {
      "dimension": {
        "difficulty_hint": "well_known",
        "display_name": "Programming Languages for XR",
        "id": 97,
        "rationale": "Primary implementation languages used to build immersive client features, interaction logic, and device-specific runtime behavior. This is the core coding surface for AR/VR experiences.",
        "slug": "programming-languages-for-xr",
        "source": "db"
      },
      "input_skill": "Python",
      "llm_role": null,
      "roles_from_db": [
        {
          "display_name": "AR/VR Engineer",
          "id": 8,
          "rationale": null,
          "role_archetype": null,
          "slug": "ar-vr-engineer",
          "source": "db"
        }
      ]
    },
    {
      "dimension": {
        "difficulty_hint": "well_known",
        "display_name": "Python Programming",
        "id": 290,
        "rationale": "Core Python language skills used to implement backend business logic, request handlers, integrations, and service internals. This is the primary coding surface for the role.",
        "slug": "python-programming",
        "source": "db"
      },
      "input_skill": "Python",
      "llm_role": null,
      "roles_from_db": [
        {
          "display_name": "Python Backend Developer",
          "id": 80,
          "rationale": null,
          "role_archetype": "Engineering",
          "slug": "python-backend-developer",
          "source": "db"
        }
      ]
    }
  ],
  "input_final_skills": [
    "Physical Design",
    "Place and Route",
    "Synthesis",
    "Timing Analysis",
    "Timing Closure",
    "ECO",
    "RTL",
    "Perl",
    "Tcl",
    "Python",
    "Digital Logic",
    "Computer Architecture",
    "Cadence Innovus",
    "Synopsys FC",
    "Power Signoff",
    "PV Closure",
    "Verilog",
    "VHDL",
    "GDS",
    "2nm"
  ],
  "input_llm_skills": [
    "Physical Design",
    "Place and Route",
    "Synthesis",
    "Timing Analysis",
    "Timing Closure",
    "ECO",
    "RTL",
    "Perl",
    "Tcl",
    "Python",
    "Digital Logic",
    "Computer Architecture",
    "Cadence Innovus",
    "Synopsys FC",
    "Power Signoff",
    "PV Closure",
    "Verilog",
    "VHDL",
    "GDS",
    "2nm"
  ],
  "new_aliases_persisted": 0,
  "run_id": "a00ae87c-67b0-4d68-8259-da194da35f7c",
  "skills_detail": [
    {
      "aliases_in_db": [],
      "canonical": null,
      "dimensions": [],
      "input_skill": "Physical Design",
      "matched_via": null,
      "new_alias_persisted": false,
      "new_alias_text": null,
      "new_skill_meta": {
        "derived": {
          "category": "Digital Design",
          "skill_nature": "PRACTICE",
          "sub_category": "general",
          "typical_lifespan": "MULTI_YEAR",
          "version_strategy": "UNVERSIONED",
          "volatility": "MEDIUM"
        },
        "enrichment": null,
        "keep_log": [],
        "locked_dimensions": [],
        "merge_log": [],
        "placed": null,
        "relationships": null,
        "skill_id": "physical-design",
        "split_log": [],
        "typed": null,
        "warnings": []
      },
      "source_tag": "llm",
      "was_in_llm_skills": true
    },
    {
      "aliases_in_db": [],
      "canonical": null,
      "dimensions": [],
      "input_skill": "Place and Route",
      "matched_via": null,
      "new_alias_persisted": false,
      "new_alias_text": null,
      "new_skill_meta": {
        "derived": {
          "category": "Digital Design",
          "skill_nature": "PRACTICE",
          "sub_category": "general",
          "typical_lifespan": "MULTI_YEAR",
          "version_strategy": "UNVERSIONED",
          "volatility": "MEDIUM"
        },
        "enrichment": null,
        "keep_log": [],
        "locked_dimensions": [],
        "merge_log": [],
        "placed": null,
        "relationships": null,
        "skill_id": "place-and-route",
        "split_log": [],
        "typed": null,
        "warnings": []
      },
      "source_tag": "llm",
      "was_in_llm_skills": true
    },
    {
      "aliases_in_db": [],
      "canonical": null,
      "dimensions": [],
      "input_skill": "Synthesis",
      "matched_via": null,
      "new_alias_persisted": false,
      "new_alias_text": null,
      "new_skill_meta": {
        "derived": {
          "category": "Digital Design",
          "skill_nature": "PRACTICE",
          "sub_category": "general",
          "typical_lifespan": "MULTI_YEAR",
          "version_strategy": "UNVERSIONED",
          "volatility": "MEDIUM"
        },
        "enrichment": null,
        "keep_log": [],
        "locked_dimensions": [],
        "merge_log": [],
        "placed": null,
        "relationships": null,
        "skill_id": "synthesis",
        "split_log": [],
        "typed": null,
        "warnings": []
      },
      "source_tag": "llm",
      "was_in_llm_skills": true
    },
    {
      "aliases_in_db": [],
      "canonical": null,
      "dimensions": [],
      "input_skill": "Timing Analysis",
      "matched_via": null,
      "new_alias_persisted": false,
      "new_alias_text": null,
      "new_skill_meta": {
        "derived": {
          "category": "Digital Design",
          "skill_nature": "PRACTICE",
          "sub_category": "general",
          "typical_lifespan": "MULTI_YEAR",
          "version_strategy": "UNVERSIONED",
          "volatility": "MEDIUM"
        },
        "enrichment": null,
        "keep_log": [],
        "locked_dimensions": [],
        "merge_log": [],
        "placed": null,
        "relationships": null,
        "skill_id": "timing-analysis",
        "split_log": [],
        "typed": null,
        "warnings": []
      },
      "source_tag": "llm",
      "was_in_llm_skills": true
    },
    {
      "aliases_in_db": [],
      "canonical": null,
      "dimensions": [],
      "input_skill": "Timing Closure",
      "matched_via": null,
      "new_alias_persisted": false,
      "new_alias_text": null,
      "new_skill_meta": {
        "derived": {
          "category": "Digital Design",
          "skill_nature": "PRACTICE",
          "sub_category": "general",
          "typical_lifespan": "MULTI_YEAR",
          "version_strategy": "UNVERSIONED",
          "volatility": "MEDIUM"
        },
        "enrichment": null,
        "keep_log": [],
        "locked_dimensions": [],
        "merge_log": [],
        "placed": null,
        "relationships": null,
        "skill_id": "timing-closure",
        "split_log": [],
        "typed": null,
        "warnings": []
      },
      "source_tag": "llm",
      "was_in_llm_skills": true
    },
    {
      "aliases_in_db": [],
      "canonical": null,
      "dimensions": [],
      "input_skill": "ECO",
      "matched_via": null,
      "new_alias_persisted": false,
      "new_alias_text": null,
      "new_skill_meta": {
        "derived": {
          "category": "Digital Design",
          "skill_nature": "PRACTICE",
          "sub_category": "general",
          "typical_lifespan": "MULTI_YEAR",
          "version_strategy": "UNVERSIONED",
          "volatility": "MEDIUM"
        },
        "enrichment": null,
        "keep_log": [],
        "locked_dimensions": [],
        "merge_log": [],
        "placed": null,
        "relationships": null,
        "skill_id": "eco",
        "split_log": [],
        "typed": null,
        "warnings": []
      },
      "source_tag": "llm",
      "was_in_llm_skills": true
    },
    {
      "aliases_in_db": [],
      "canonical": null,
      "dimensions": [],
      "input_skill": "RTL",
      "matched_via": null,
      "new_alias_persisted": false,
      "new_alias_text": null,
      "new_skill_meta": {
        "derived": {
          "category": "Digital Design",
          "skill_nature": "CONCEPT",
          "sub_category": "general",
          "typical_lifespan": "EVERGREEN",
          "version_strategy": "UNVERSIONED",
          "volatility": "STABLE"
        },
        "enrichment": null,
        "keep_log": [],
        "locked_dimensions": [],
        "merge_log": [],
        "placed": null,
        "relationships": null,
        "skill_id": "rtl",
        "split_log": [],
        "typed": null,
        "warnings": []
      },
      "source_tag": "llm",
      "was_in_llm_skills": true
    },
    {
      "aliases_in_db": [
        {
          "alias_text": "Perl",
          "alias_type": "CANONICAL",
          "id": 1612,
          "is_primary": false,
          "match_strategy": "CASE_INSENSITIVE"
        }
      ],
      "canonical": {
        "category_id": 6,
        "display_name": "Perl",
        "id": 1001,
        "is_also_category": false,
        "is_extractable": true,
        "skill_nature": "LANGUAGE",
        "slug": "perl",
        "sub_category_id": 38,
        "typical_lifespan": "EVERGREEN",
        "volatility": "STABLE"
      },
      "dimensions": [
        {
          "dimension": {
            "difficulty_hint": "well_known",
            "display_name": "React Frontend Development",
            "id": 96,
            "rationale": "Building interactive web user interfaces with React.js, including component composition, state management, hooks, and rendering patterns. React.js belongs here because it is a core library for client-side UI development in modern web applications.",
            "slug": "d_init_01",
            "source": "db"
          },
          "input_skill": "Perl",
          "llm_role": null,
          "roles_from_db": []
        }
      ],
      "input_skill": "Perl",
      "matched_via": "alias",
      "new_alias_persisted": false,
      "new_alias_text": null,
      "new_skill_meta": null,
      "source_tag": "db",
      "was_in_llm_skills": true
    },
    {
      "aliases_in_db": [],
      "canonical": null,
      "dimensions": [],
      "input_skill": "Tcl",
      "matched_via": null,
      "new_alias_persisted": false,
      "new_alias_text": null,
      "new_skill_meta": {
        "derived": {
          "category": "Programming Languages",
          "skill_nature": "LANGUAGE",
          "sub_category": "general",
          "typical_lifespan": "MULTI_YEAR",
          "version_strategy": "UNVERSIONED",
          "volatility": "MEDIUM"
        },
        "enrichment": null,
        "keep_log": [],
        "locked_dimensions": [],
        "merge_log": [],
        "placed": null,
        "relationships": null,
        "skill_id": "tcl",
        "split_log": [],
        "typed": null,
        "warnings": []
      },
      "source_tag": "llm",
      "was_in_llm_skills": true
    },
    {
      "aliases_in_db": [
        {
          "alias_text": "Python",
          "alias_type": "CANONICAL",
          "id": 67,
          "is_primary": true,
          "match_strategy": "CASE_INSENSITIVE"
        },
        {
          "alias_text": "Python 2",
          "alias_type": "VERSION",
          "id": 72,
          "is_primary": false,
          "match_strategy": "CASE_INSENSITIVE"
        },
        {
          "alias_text": "Python 2.x",
          "alias_type": "VERSION",
          "id": 74,
          "is_primary": false,
          "match_strategy": "CASE_INSENSITIVE"
        },
        {
          "alias_text": "Python 3",
          "alias_type": "VERSION",
          "id": 73,
          "is_primary": false,
          "match_strategy": "CASE_INSENSITIVE"
        },
        {
          "alias_text": "Python 3.10",
          "alias_type": "VERSION",
          "id": 76,
          "is_primary": false,
          "match_strategy": "CASE_INSENSITIVE"
        },
        {
          "alias_text": "Python 3.11",
          "alias_type": "VERSION",
          "id": 77,
          "is_primary": false,
          "match_strategy": "CASE_INSENSITIVE"
        },
        {
          "alias_text": "Python 3.12",
          "alias_type": "VERSION",
          "id": 78,
          "is_primary": false,
          "match_strategy": "CASE_INSENSITIVE"
        },
        {
          "alias_text": "Python 3.x",
          "alias_type": "VERSION",
          "id": 75,
          "is_primary": false,
          "match_strategy": "CASE_INSENSITIVE"
        },
        {
          "alias_text": "py",
          "alias_type": "VERSION",
          "id": 2183,
          "is_primary": false,
          "match_strategy": "CASE_INSENSITIVE"
        },
        {
          "alias_text": "py2",
          "alias_type": "VERSION",
          "id": 68,
          "is_primary": false,
          "match_strategy": "CASE_INSENSITIVE"
        },
        {
          "alias_text": "py3",
          "alias_type": "VERSION",
          "id": 69,
          "is_primary": false,
          "match_strategy": "CASE_INSENSITIVE"
        },
        {
          "alias_text": "python 3",
          "alias_type": "VERSION",
          "id": 2186,
          "is_primary": false,
          "match_strategy": "CASE_INSENSITIVE"
        },
        {
          "alias_text": "python 3.x",
          "alias_type": "VERSION",
          "id": 2849,
          "is_primary": false,
          "match_strategy": "CASE_INSENSITIVE"
        },
        {
          "alias_text": "python2",
          "alias_type": "VERSION",
          "id": 70,
          "is_primary": false,
          "match_strategy": "CASE_INSENSITIVE"
        },
        {
          "alias_text": "python3",
          "alias_type": "VERSION",
          "id": 71,
          "is_primary": false,
          "match_strategy": "CASE_INSENSITIVE"
        },
        {
          "alias_text": "python3.x",
          "alias_type": "VERSION",
          "id": 2848,
          "is_primary": false,
          "match_strategy": "CASE_INSENSITIVE"
        }
      ],
      "canonical": {
        "category_id": 6,
        "display_name": "Python",
        "id": 5,
        "is_also_category": false,
        "is_extractable": true,
        "skill_nature": "LANGUAGE",
        "slug": "python",
        "sub_category_id": 96,
        "typical_lifespan": "EVERGREEN",
        "volatility": "STABLE"
      },
      "dimensions": [
        {
          "dimension": {
            "difficulty_hint": "well_known",
            "display_name": "Cloud Security Scripting \u0026 DSL Languages",
            "id": 248,
            "rationale": "Proficiency in programming and domain-specific languages used to automate and script cloud security controls.",
            "slug": "cloud-security-scripting-dsl-languages",
            "source": "db"
          },
          "input_skill": "Python",
          "llm_role": null,
          "roles_from_db": [
            {
              "display_name": "Cloud Security Engineer",
              "id": 23,
              "rationale": null,
              "role_archetype": null,
              "slug": "cloud-security-engineer",
              "source": "db"
            }
          ]
        },
        {
          "dimension": {
            "difficulty_hint": "well_known",
            "display_name": "Programming Languages",
            "id": 1,
            "rationale": "Primary implementation languages used to build client and server feature code. Full stack engineers need enough fluency to move across layers and implement product behavior end to end.",
            "slug": "programming-languages",
            "source": "db"
          },
          "input_skill": "Python",
          "llm_role": null,
          "roles_from_db": [
            {
              "display_name": "Backend Developer",
              "id": 1,
              "rationale": null,
              "role_archetype": "A Backend Engineer designs, builds, and maintains the server-side logic and data handling that power applications and services. They focus on implementing reliable business functionality, integrating with other systems, and ensuring the backend is scalable, maintainable, and observable.",
              "slug": "backend-engineer",
              "source": "db"
            },
            {
              "display_name": "Fullstack Developer",
              "id": 15,
              "rationale": null,
              "role_archetype": null,
              "slug": "full-stack-engineer",
              "source": "db"
            },
            {
              "display_name": "Fullstack Developer",
              "id": 435,
              "rationale": null,
              "role_archetype": "Engineering",
              "slug": "fullstack-developer",
              "source": "db"
            }
          ]
        },
        {
          "dimension": {
            "difficulty_hint": "well_known",
            "display_name": "Programming Languages \u0026 DSLs",
            "id": 475,
            "rationale": "Oversee and guide the selection and effective use of programming and domain\u2010specific languages in software projects.",
            "slug": "programming-languages-dsls",
            "source": "db"
          },
          "input_skill": "Python",
          "llm_role": null,
          "roles_from_db": [
            {
              "display_name": "Engineering Manager",
              "id": 121,
              "rationale": null,
              "role_archetype": null,
              "slug": "engineering-manager",
              "source": "db"
            }
          ]
        },
        {
          "dimension": {
            "difficulty_hint": "well_known",
            "display_name": "Programming Languages and Scripting",
            "id": 59,
            "rationale": "Languages used to write security automation, analysis scripts, detection logic, and remediation helpers. This is the primary implementation surface for a cybersecurity engineer across tooling and response workflows.",
            "slug": "programming-languages-and-scripting",
            "source": "db"
          },
          "input_skill": "Python",
          "llm_role": null,
          "roles_from_db": [
            {
              "display_name": "Cyber Security Engineer",
              "id": 5,
              "rationale": null,
              "role_archetype": null,
              "slug": "cybersecurity-engineer",
              "source": "db"
            }
          ]
        },
        {
          "dimension": {
            "difficulty_hint": "well_known",
            "display_name": "Programming Languages for Data Work",
            "id": 21,
            "rationale": "Languages used to implement data pipelines, transformations, and operational glue. This is the primary coding surface for building ingestion, enrichment, and automation logic in data engineering.",
            "slug": "programming-languages-for-data-work",
            "source": "db"
          },
          "input_skill": "Python",
          "llm_role": null,
          "roles_from_db": [
            {
              "display_name": "Data Engineer",
              "id": 2,
              "rationale": null,
              "role_archetype": null,
              "slug": "data-engineer",
              "source": "db"
            }
          ]
        },
        {
          "dimension": {
            "difficulty_hint": "well_known",
            "display_name": "Programming Languages for ML Systems",
            "id": 39,
            "rationale": "Languages used to build training code, inference services, evaluation jobs, and ML glue code. This is the primary implementation surface for ML engineers across experimentation and productionization.",
            "slug": "programming-languages-for-ml-systems",
            "source": "db"
          },
          "input_skill": "Python",
          "llm_role": null,
          "roles_from_db": [
            {
              "display_name": "ML Engineer",
              "id": 3,
              "rationale": null,
              "role_archetype": null,
              "slug": "ml-engineer",
              "source": "db"
            },
            {
              "display_name": "MLOps Engineer",
              "id": 16,
              "rationale": null,
              "role_archetype": null,
              "slug": "ml-ops-engineer",
              "source": "db"
            }
          ]
        },
        {
          "dimension": {
            "difficulty_hint": "well_known",
            "display_name": "Programming Languages for XR",
            "id": 97,
            "rationale": "Primary implementation languages used to build immersive client features, interaction logic, and device-specific runtime behavior. This is the core coding surface for AR/VR experiences.",
            "slug": "programming-languages-for-xr",
            "source": "db"
          },
          "input_skill": "Python",
          "llm_role": null,
          "roles_from_db": [
            {
              "display_name": "AR/VR Engineer",
              "id": 8,
              "rationale": null,
              "role_archetype": null,
              "slug": "ar-vr-engineer",
              "source": "db"
            }
          ]
        },
        {
          "dimension": {
            "difficulty_hint": "well_known",
            "display_name": "Python Programming",
            "id": 290,
            "rationale": "Core Python language skills used to implement backend business logic, request handlers, integrations, and service internals. This is the primary coding surface for the role.",
            "slug": "python-programming",
            "source": "db"
          },
          "input_skill": "Python",
          "llm_role": null,
          "roles_from_db": [
            {
              "display_name": "Python Backend Developer",
              "id": 80,
              "rationale": null,
              "role_archetype": "Engineering",
              "slug": "python-backend-developer",
              "source": "db"
            }
          ]
        }
      ],
      "input_skill": "Python",
      "matched_via": "alias",
      "new_alias_persisted": false,
      "new_alias_text": null,
      "new_skill_meta": null,
      "source_tag": "db",
      "was_in_llm_skills": true
    },
    {
      "aliases_in_db": [],
      "canonical": null,
      "dimensions": [],
      "input_skill": "Digital Logic",
      "matched_via": null,
      "new_alias_persisted": false,
      "new_alias_text": null,
      "new_skill_meta": {
        "derived": {
          "category": "Computer Architecture",
          "skill_nature": "CONCEPT",
          "sub_category": "general",
          "typical_lifespan": "EVERGREEN",
          "version_strategy": "UNVERSIONED",
          "volatility": "STABLE"
        },
        "enrichment": null,
        "keep_log": [],
        "locked_dimensions": [],
        "merge_log": [],
        "placed": null,
        "relationships": null,
        "skill_id": "digital-logic",
        "split_log": [],
        "typed": null,
        "warnings": []
      },
      "source_tag": "llm",
      "was_in_llm_skills": true
    },
    {
      "aliases_in_db": [],
      "canonical": null,
      "dimensions": [],
      "input_skill": "Computer Architecture",
      "matched_via": null,
      "new_alias_persisted": false,
      "new_alias_text": null,
      "new_skill_meta": {
        "derived": {
          "category": "Computer Architecture",
          "skill_nature": "CONCEPT",
          "sub_category": "general",
          "typical_lifespan": "EVERGREEN",
          "version_strategy": "UNVERSIONED",
          "volatility": "STABLE"
        },
        "enrichment": null,
        "keep_log": [],
        "locked_dimensions": [],
        "merge_log": [],
        "placed": null,
        "relationships": null,
        "skill_id": "computer-architecture",
        "split_log": [],
        "typed": null,
        "warnings": []
      },
      "source_tag": "llm",
      "was_in_llm_skills": true
    },
    {
      "aliases_in_db": [],
      "canonical": null,
      "dimensions": [],
      "input_skill": "Cadence Innovus",
      "matched_via": null,
      "new_alias_persisted": false,
      "new_alias_text": null,
      "new_skill_meta": {
        "derived": {
          "category": "Digital Design",
          "skill_nature": "TOOL",
          "sub_category": "Physical Design Tools",
          "typical_lifespan": "MULTI_YEAR",
          "version_strategy": "UNVERSIONED",
          "volatility": "MEDIUM"
        },
        "enrichment": null,
        "keep_log": [],
        "locked_dimensions": [],
        "merge_log": [],
        "placed": null,
        "relationships": null,
        "skill_id": "cadence-innovus",
        "split_log": [],
        "typed": null,
        "warnings": []
      },
      "source_tag": "llm",
      "was_in_llm_skills": true
    },
    {
      "aliases_in_db": [],
      "canonical": null,
      "dimensions": [],
      "input_skill": "Synopsys FC",
      "matched_via": null,
      "new_alias_persisted": false,
      "new_alias_text": null,
      "new_skill_meta": {
        "derived": {
          "category": "Digital Design",
          "skill_nature": "TOOL",
          "sub_category": "Synthesis Tools",
          "typical_lifespan": "MULTI_YEAR",
          "version_strategy": "UNVERSIONED",
          "volatility": "MEDIUM"
        },
        "enrichment": null,
        "keep_log": [],
        "locked_dimensions": [],
        "merge_log": [],
        "placed": null,
        "relationships": null,
        "skill_id": "synopsys-fc",
        "split_log": [],
        "typed": null,
        "warnings": []
      },
      "source_tag": "llm",
      "was_in_llm_skills": true
    },
    {
      "aliases_in_db": [],
      "canonical": null,
      "dimensions": [],
      "input_skill": "Power Signoff",
      "matched_via": null,
      "new_alias_persisted": false,
      "new_alias_text": null,
      "new_skill_meta": {
        "derived": {
          "category": "Digital Design",
          "skill_nature": "PRACTICE",
          "sub_category": "general",
          "typical_lifespan": "MULTI_YEAR",
          "version_strategy": "UNVERSIONED",
          "volatility": "MEDIUM"
        },
        "enrichment": null,
        "keep_log": [],
        "locked_dimensions": [],
        "merge_log": [],
        "placed": null,
        "relationships": null,
        "skill_id": "power-signoff",
        "split_log": [],
        "typed": null,
        "warnings": []
      },
      "source_tag": "llm",
      "was_in_llm_skills": true
    },
    {
      "aliases_in_db": [],
      "canonical": null,
      "dimensions": [],
      "input_skill": "PV Closure",
      "matched_via": null,
      "new_alias_persisted": false,
      "new_alias_text": null,
      "new_skill_meta": {
        "derived": {
          "category": "Digital Design",
          "skill_nature": "PRACTICE",
          "sub_category": "general",
          "typical_lifespan": "MULTI_YEAR",
          "version_strategy": "UNVERSIONED",
          "volatility": "MEDIUM"
        },
        "enrichment": null,
        "keep_log": [],
        "locked_dimensions": [],
        "merge_log": [],
        "placed": null,
        "relationships": null,
        "skill_id": "pv-closure",
        "split_log": [],
        "typed": null,
        "warnings": []
      },
      "source_tag": "llm",
      "was_in_llm_skills": true
    },
    {
      "aliases_in_db": [],
      "canonical": null,
      "dimensions": [],
      "input_skill": "Verilog",
      "matched_via": null,
      "new_alias_persisted": false,
      "new_alias_text": null,
      "new_skill_meta": {
        "derived": {
          "category": "Programming Languages",
          "skill_nature": "LANGUAGE",
          "sub_category": "general",
          "typical_lifespan": "EVERGREEN",
          "version_strategy": "UNVERSIONED",
          "volatility": "STABLE"
        },
        "enrichment": null,
        "keep_log": [],
        "locked_dimensions": [],
        "merge_log": [],
        "placed": null,
        "relationships": null,
        "skill_id": "verilog",
        "split_log": [],
        "typed": null,
        "warnings": []
      },
      "source_tag": "llm",
      "was_in_llm_skills": true
    },
    {
      "aliases_in_db": [],
      "canonical": null,
      "dimensions": [],
      "input_skill": "VHDL",
      "matched_via": null,
      "new_alias_persisted": false,
      "new_alias_text": null,
      "new_skill_meta": {
        "derived": {
          "category": "Programming Languages",
          "skill_nature": "LANGUAGE",
          "sub_category": "general",
          "typical_lifespan": "EVERGREEN",
          "version_strategy": "UNVERSIONED",
          "volatility": "STABLE"
        },
        "enrichment": null,
        "keep_log": [],
        "locked_dimensions": [],
        "merge_log": [],
        "placed": null,
        "relationships": null,
        "skill_id": "vhdl",
        "split_log": [],
        "typed": null,
        "warnings": []
      },
      "source_tag": "llm",
      "was_in_llm_skills": true
    },
    {
      "aliases_in_db": [],
      "canonical": null,
      "dimensions": [],
      "input_skill": "GDS",
      "matched_via": null,
      "new_alias_persisted": false,
      "new_alias_text": null,
      "new_skill_meta": {
        "derived": {
          "category": "Digital Design",
          "skill_nature": "CONCEPT",
          "sub_category": "general",
          "typical_lifespan": "MULTI_YEAR",
          "version_strategy": "UNVERSIONED",
          "volatility": "MEDIUM"
        },
        "enrichment": null,
        "keep_log": [],
        "locked_dimensions": [],
        "merge_log": [],
        "placed": null,
        "relationships": null,
        "skill_id": "gds",
        "split_log": [],
        "typed": null,
        "warnings": []
      },
      "source_tag": "llm",
      "was_in_llm_skills": true
    },
    {
      "aliases_in_db": [],
      "canonical": null,
      "dimensions": [],
      "input_skill": "2nm",
      "matched_via": null,
      "new_alias_persisted": false,
      "new_alias_text": null,
      "new_skill_meta": {
        "derived": {
          "category": "Digital Design",
          "skill_nature": "CONCEPT",
          "sub_category": "general",
          "typical_lifespan": "MULTI_YEAR",
          "version_strategy": "UNVERSIONED",
          "volatility": "MEDIUM"
        },
        "enrichment": null,
        "keep_log": [],
        "locked_dimensions": [],
        "merge_log": [],
        "placed": null,
        "relationships": null,
        "skill_id": "2nm",
        "split_log": [],
        "typed": null,
        "warnings": []
      },
      "source_tag": "llm",
      "was_in_llm_skills": true
    }
  ],
  "unmatched_skills": [
    "Physical Design",
    "Place and Route",
    "Synthesis",
    "Timing Analysis",
    "Timing Closure",
    "ECO",
    "RTL",
    "Tcl",
    "Digital Logic",
    "Computer Architecture",
    "Cadence Innovus",
    "Synopsys FC",
    "Power Signoff",
    "PV Closure",
    "Verilog",
    "VHDL",
    "GDS",
    "2nm"
  ]
}
API 3 — final-role-output
{
  "chosen_role": {
    "display_name": "FPGA / ASIC Engineer",
    "id": 216,
    "rationale": "Exact alias hit on fpga-asic-engineer (1.0) \u2014 no other alias at this confidence; skill_top data-engineer 0.06 does not contradict",
    "role_archetype": null,
    "slug": "fpga-asic-engineer",
    "source": "db"
  },
  "chosen_role_resolution": "in_db",
  "final_input_skills": [
    {
      "skill": "Physical Design",
      "tag": "new"
    },
    {
      "skill": "Place and Route",
      "tag": "new"
    },
    {
      "skill": "Synthesis",
      "tag": "new"
    },
    {
      "skill": "Timing Analysis",
      "tag": "new"
    },
    {
      "skill": "Timing Closure",
      "tag": "new"
    },
    {
      "skill": "ECO",
      "tag": "new"
    },
    {
      "skill": "RTL",
      "tag": "new"
    },
    {
      "skill": "Perl",
      "tag": "in_db"
    },
    {
      "skill": "Tcl",
      "tag": "new"
    },
    {
      "skill": "Python",
      "tag": "in_db"
    },
    {
      "skill": "Digital Logic",
      "tag": "new"
    },
    {
      "skill": "Computer Architecture",
      "tag": "new"
    },
    {
      "skill": "Cadence Innovus",
      "tag": "new"
    },
    {
      "skill": "Synopsys FC",
      "tag": "new"
    },
    {
      "skill": "Power Signoff",
      "tag": "new"
    },
    {
      "skill": "PV Closure",
      "tag": "new"
    },
    {
      "skill": "Verilog",
      "tag": "new"
    },
    {
      "skill": "VHDL",
      "tag": "new"
    },
    {
      "skill": "GDS",
      "tag": "new"
    },
    {
      "skill": "2nm",
      "tag": "new"
    }
  ],
  "llm_cost_api1_usd": null,
  "llm_cost_api2_usd": null,
  "llm_cost_api3_usd": null,
  "llm_cost_total_usd": null,
  "persistence": {
    "items": [
      {
        "chosen_role_id": 216,
        "dimension": {
          "difficulty_hint": "well_known",
          "display_name": "React Frontend Development",
          "id": 96,
          "rationale": "Building interactive web user interfaces with React.js, including component composition, state management, hooks, and rendering patterns. React.js belongs here because it is a core library for client-side UI development in modern web applications.",
          "slug": "d_init_01",
          "source": "db"
        },
        "dimension_id": 96,
        "input_skill": "Perl",
        "llm_role": null,
        "matched_chosen_role": false,
        "outcome_line": "Existing dimension (library) \u00b7 Role\u2194dimension skipped (dimension not under chosen role)",
        "role_dimension_saved": false,
        "roles_from_db": [],
        "skill_dimension_saved": true,
        "skill_id": 1001,
        "skill_tag": "in_db",
        "skipped_reason": null
      },
      {
        "chosen_role_id": 216,
        "dimension": {
          "difficulty_hint": "well_known",
          "display_name": "Cloud Security Scripting \u0026 DSL Languages",
          "id": 248,
          "rationale": "Proficiency in programming and domain-specific languages used to automate and script cloud security controls.",
          "slug": "cloud-security-scripting-dsl-languages",
          "source": "db"
        },
        "dimension_id": 248,
        "input_skill": "Python",
        "llm_role": null,
        "matched_chosen_role": false,
        "outcome_line": "Existing dimension (library) \u00b7 Role\u2194dimension skipped (dimension not under chosen role)",
        "role_dimension_saved": false,
        "roles_from_db": [
          {
            "display_name": "Cloud Security Engineer",
            "id": 23,
            "rationale": null,
            "role_archetype": null,
            "slug": "cloud-security-engineer",
            "source": "db"
          }
        ],
        "skill_dimension_saved": true,
        "skill_id": 5,
        "skill_tag": "in_db",
        "skipped_reason": null
      },
      {
        "chosen_role_id": 216,
        "dimension": {
          "difficulty_hint": "well_known",
          "display_name": "Programming Languages",
          "id": 1,
          "rationale": "Primary implementation languages used to build client and server feature code. Full stack engineers need enough fluency to move across layers and implement product behavior end to end.",
          "slug": "programming-languages",
          "source": "db"
        },
        "dimension_id": 1,
        "input_skill": "Python",
        "llm_role": null,
        "matched_chosen_role": false,
        "outcome_line": "Existing dimension (library) \u00b7 Role\u2194dimension skipped (dimension not under chosen role)",
        "role_dimension_saved": false,
        "roles_from_db": [
          {
            "display_name": "Backend Developer",
            "id": 1,
            "rationale": null,
            "role_archetype": "A Backend Engineer designs, builds, and maintains the server-side logic and data handling that power applications and services. They focus on implementing reliable business functionality, integrating with other systems, and ensuring the backend is scalable, maintainable, and observable.",
            "slug": "backend-engineer",
            "source": "db"
          },
          {
            "display_name": "Fullstack Developer",
            "id": 15,
            "rationale": null,
            "role_archetype": null,
            "slug": "full-stack-engineer",
            "source": "db"
          },
          {
            "display_name": "Fullstack Developer",
            "id": 435,
            "rationale": null,
            "role_archetype": "Engineering",
            "slug": "fullstack-developer",
            "source": "db"
          }
        ],
        "skill_dimension_saved": true,
        "skill_id": 5,
        "skill_tag": "in_db",
        "skipped_reason": null
      },
      {
        "chosen_role_id": 216,
        "dimension": {
          "difficulty_hint": "well_known",
          "display_name": "Programming Languages \u0026 DSLs",
          "id": 475,
          "rationale": "Oversee and guide the selection and effective use of programming and domain\u2010specific languages in software projects.",
          "slug": "programming-languages-dsls",
          "source": "db"
        },
        "dimension_id": 475,
        "input_skill": "Python",
        "llm_role": null,
        "matched_chosen_role": false,
        "outcome_line": "Existing dimension (library) \u00b7 Role\u2194dimension skipped (dimension not under chosen role)",
        "role_dimension_saved": false,
        "roles_from_db": [
          {
            "display_name": "Engineering Manager",
            "id": 121,
            "rationale": null,
            "role_archetype": null,
            "slug": "engineering-manager",
            "source": "db"
          }
        ],
        "skill_dimension_saved": true,
        "skill_id": 5,
        "skill_tag": "in_db",
        "skipped_reason": null
      },
      {
        "chosen_role_id": 216,
        "dimension": {
          "difficulty_hint": "well_known",
          "display_name": "Programming Languages and Scripting",
          "id": 59,
          "rationale": "Languages used to write security automation, analysis scripts, detection logic, and remediation helpers. This is the primary implementation surface for a cybersecurity engineer across tooling and response workflows.",
          "slug": "programming-languages-and-scripting",
          "source": "db"
        },
        "dimension_id": 59,
        "input_skill": "Python",
        "llm_role": null,
        "matched_chosen_role": false,
        "outcome_line": "Existing dimension (library) \u00b7 Role\u2194dimension skipped (dimension not under chosen role)",
        "role_dimension_saved": false,
        "roles_from_db": [
          {
            "display_name": "Cyber Security Engineer",
            "id": 5,
            "rationale": null,
            "role_archetype": null,
            "slug": "cybersecurity-engineer",
            "source": "db"
          }
        ],
        "skill_dimension_saved": true,
        "skill_id": 5,
        "skill_tag": "in_db",
        "skipped_reason": null
      },
      {
        "chosen_role_id": 216,
        "dimension": {
          "difficulty_hint": "well_known",
          "display_name": "Programming Languages for Data Work",
          "id": 21,
          "rationale": "Languages used to implement data pipelines, transformations, and operational glue. This is the primary coding surface for building ingestion, enrichment, and automation logic in data engineering.",
          "slug": "programming-languages-for-data-work",
          "source": "db"
        },
        "dimension_id": 21,
        "input_skill": "Python",
        "llm_role": null,
        "matched_chosen_role": false,
        "outcome_line": "Existing dimension (library) \u00b7 Role\u2194dimension skipped (dimension not under chosen role)",
        "role_dimension_saved": false,
        "roles_from_db": [
          {
            "display_name": "Data Engineer",
            "id": 2,
            "rationale": null,
            "role_archetype": null,
            "slug": "data-engineer",
            "source": "db"
          }
        ],
        "skill_dimension_saved": true,
        "skill_id": 5,
        "skill_tag": "in_db",
        "skipped_reason": null
      },
      {
        "chosen_role_id": 216,
        "dimension": {
          "difficulty_hint": "well_known",
          "display_name": "Programming Languages for ML Systems",
          "id": 39,
          "rationale": "Languages used to build training code, inference services, evaluation jobs, and ML glue code. This is the primary implementation surface for ML engineers across experimentation and productionization.",
          "slug": "programming-languages-for-ml-systems",
          "source": "db"
        },
        "dimension_id": 39,
        "input_skill": "Python",
        "llm_role": null,
        "matched_chosen_role": false,
        "outcome_line": "Existing dimension (library) \u00b7 Role\u2194dimension skipped (dimension not under chosen role)",
        "role_dimension_saved": false,
        "roles_from_db": [
          {
            "display_name": "ML Engineer",
            "id": 3,
            "rationale": null,
            "role_archetype": null,
            "slug": "ml-engineer",
            "source": "db"
          },
          {
            "display_name": "MLOps Engineer",
            "id": 16,
            "rationale": null,
            "role_archetype": null,
            "slug": "ml-ops-engineer",
            "source": "db"
          }
        ],
        "skill_dimension_saved": true,
        "skill_id": 5,
        "skill_tag": "in_db",
        "skipped_reason": null
      },
      {
        "chosen_role_id": 216,
        "dimension": {
          "difficulty_hint": "well_known",
          "display_name": "Programming Languages for XR",
          "id": 97,
          "rationale": "Primary implementation languages used to build immersive client features, interaction logic, and device-specific runtime behavior. This is the core coding surface for AR/VR experiences.",
          "slug": "programming-languages-for-xr",
          "source": "db"
        },
        "dimension_id": 97,
        "input_skill": "Python",
        "llm_role": null,
        "matched_chosen_role": false,
        "outcome_line": "Existing dimension (library) \u00b7 Role\u2194dimension skipped (dimension not under chosen role)",
        "role_dimension_saved": false,
        "roles_from_db": [
          {
            "display_name": "AR/VR Engineer",
            "id": 8,
            "rationale": null,
            "role_archetype": null,
            "slug": "ar-vr-engineer",
            "source": "db"
          }
        ],
        "skill_dimension_saved": true,
        "skill_id": 5,
        "skill_tag": "in_db",
        "skipped_reason": null
      },
      {
        "chosen_role_id": 216,
        "dimension": {
          "difficulty_hint": "well_known",
          "display_name": "Python Programming",
          "id": 290,
          "rationale": "Core Python language skills used to implement backend business logic, request handlers, integrations, and service internals. This is the primary coding surface for the role.",
          "slug": "python-programming",
          "source": "db"
        },
        "dimension_id": 290,
        "input_skill": "Python",
        "llm_role": null,
        "matched_chosen_role": false,
        "outcome_line": "Existing dimension (library) \u00b7 Role\u2194dimension skipped (dimension not under chosen role)",
        "role_dimension_saved": false,
        "roles_from_db": [
          {
            "display_name": "Python Backend Developer",
            "id": 80,
            "rationale": null,
            "role_archetype": "Engineering",
            "slug": "python-backend-developer",
            "source": "db"
          }
        ],
        "skill_dimension_saved": true,
        "skill_id": 5,
        "skill_tag": "in_db",
        "skipped_reason": null
      }
    ],
    "new_skills_created": 0,
    "role_dimension_saved": 0,
    "skill_dimension_saved": 0,
    "skipped": 0
  },
  "planner_output": null,
  "run_id": "a00ae87c-67b0-4d68-8259-da194da35f7c"
}